

LESSONS LEARNED IN DESIGNING PERFORMANCE PORTABLE QMCPACK USING OPENMP OFFLOAD TO GPUS




YE LUO Argonne National Laboratory

ACKNOWLEDGEMENT

Exascale Computing Project: application development

- Lead PI: Paul Kent
- This research was supported by the Exascale Computing Project (17-SC-20-SC), a joint project of the U.S. Department of Energy's Office of Science and National Nuclear Security Administration, responsible for delivering a capable exascale ecosystem, including software, applications, and hardware technology, to support the nation's exascale computing imperative.







OUTLINE

- QMCPACK redesign
- GPU and OpenMP porting tips
- QMCPACK on AMD and INTEL GPUs




ELECTRONIC STRUCTURE METHODS

QMC can be the new sweet spot

Time scale: picosecond = 10^{-12} seconds


Length scale: $10 \text{ nm} = 10^{-8} \text{ meters}$






PETASCALE TO EXASCALE CHALLENGE

How large problem can we solve?





Metal organic framework 153 atoms with 594 electrons, 10 meV total energy. A Benali, YL, et al. J. Phys. Chem. C, 122, 16683 (2018)

TiO2 polymorphs
216 atoms with 1536 electrons, 10 meV/f.u.
YL et al. New J. Phys. 18 113049 (2016)

What is next?

- 1. Solve faster and more petascale problems
- 2. Solve much larger problems

1k atoms
10k electrons





PRE AND EXASCALE SYSTEMS IN 2023

Need to make the code work on all machines

Oak Ridge Frontier



NERSC Perlmutter

Argonne Polaris








Make QMCPACK run well everywhere including CPU-only systems
On-node performance is the focus




QMCPACK

- QMCPACK, is a modern high-performance opensource Quantum Monte Carlo (QMC) simulation code for electronic structure calculations of molecular, quasi-2D and solid-state systems.
- The code is C/C++ and adopts MPI+X (OpenMP/CUDA)
- Monte Carlo: massive Markov chains (walkers)
 evolving in parallel. 1st level concurrency. Good for MPI
 and coarse level threads.
- Quantum: The computation in each walker can be heavy when solving many body systems (electrons).
 2nd level concurrency. Good for fine level threads and SIMD.
- Math libraries: BLAS/LAPACK, HDF5, FFTW






DIFFUSION MONTE CARLO SCHEMATICS



WALKER BASED PARALLELISM

Works extreme well on petascale supercomputers

- Weak scaling efficiency 99% on 2/3 Mira and 95% on almost full Titan.
- Weak scaling, fix work per node. Strong scaling, fix the total number of samples.
- Equilibration excluded.



A HIGH-PERFORMANCE DESIGN FOR HIERARCHICAL PARALLELISM





CLASSIC CPU IMPLEMENTATION

Multi-threaded by OpenMP

Algorithm 2 Pseudocode for the multi-threaded mentation.

```
1: for MC generation = 1 \cdots M do Seq.

2: #pragma omp parallel for

3: for walker = 1 \cdots N_w do Para.

4: for particle k = 1 \cdots N do Seq.


5: ...

6: end for{particle}

7: end for{walker}

8: end for{MC generation}
```

Threads are used for weak scaling.






CUDA-BASED GPU IMPLEMENTATION

Algorithm 3 Pseudocode for the CUDA-based implementation.

```
1: for MC generation = 1 \cdots M do Seq.
```

- 2: **for** particle $k = 1 \cdots N$ **do Seq.**
- Algorithm 1. Line 5,6,7,8,9 over all the N_w walkers
- 4: **end for**{particle} batched
- 5: local energy $E_L = \hat{H}\Psi_T(\mathbf{R})/\Psi_T(\mathbf{R})$ over N_w
- 6: reweight and branch walkers based on $E_L E_T$
- 7: update E_T and load balance via MPI.
- 8: **end for**{MC generation}

Diverge APIs



Number of walkers



TRACING ON NVDIA GPUS

Single thread + GPU idle gaps









UNIFY BOTH IMPLEMENTATIONS

By design





14

DESIGN GOALS


- CPU or GPU specialization used only at lower levels.
- Reimplement GPU kernels using OpenMP offload for portability. Walker batching is needed for good GPU performance.
- Leverage multi-threading using OpenMP. Preferably load balanced.



NEW DESIGN WITH CROWDS

Algorithm 4 Pseudocode for the batched DMC driver.

```
1: for MC generation = 1 \cdots M do
                                       seq.
     #pragma omp parallel for
                                       para.
     for crowd = 1 \cdots C do
        for particle k = 1 \cdots N do
                                     seq.
          Algorithm 1. Line 5,6,7,8,9 over all walkers with
5:
          in this crowd
                                       batched
        end for{particle}
6:
        local energy E_L = \hat{H}\Psi_T(\mathbf{R})/\Psi_T(\mathbf{R}) over this
        crowd
        reweight and branch walkers based on E_L - E_T
8:
        update E_T and load balance via MPI.
      end for{crowd} CG
10:
11: end for{MC generation}
```



- lock-step walkers within a crowd
- Independent crowds
- Decay to legacy implementations





OPENMP OFFLOAD GPU IMPLEMENTATION

A bit more software technology to handle GPUs

- Use portable OpenMP target feature
 - Portable on NVIDIA, AMD, Intel GPUs. Fallback on CPU as well.
 - Multiple compilers. GNU, Clang, AOMP, NVHPC, OneAPI
- Multiple crowds (CPU threads) to launch kernels to GPUs
 - Maximize GPU utilization. Overlapping compute and transfer by OpenMP.
- Specialized in CUDA/HIP to call NVIDIA/AMD accelerated libraries.
 - cuBLAS/cuSolver, hipBLAS/rocSolver, MKL





HOW LLVM MADE OPENMP FAST

LLVM LIBOMPTARGET implementation


- #pragma omp target map(always, tofrom: vec[:N])
 - Assuming vec[:N] mapped already
 - Turns into async H2D, Kernel Launch, async D2H, StreamSynchronize.
- A pool of CUDA streams services multiple threads.
 - Keep GPU busy
 - Overlapping kernel and transfers
- Opt-out atomic transfer behaviors.
 - Coordinate data shared by multiple tasks/threads ahead of time.
 - Environment variable LIBOMPTARGET_MAP_FORCE_ATOMIC=0





CROWDS ON OPENMP THREADS

Overlapping kernels and transfers.







MULTI-THREADED OFFLOAD

A few more tips


- Using pinned memory to keep CPU cores submitting work to GPUs.
 - Method 1. Pin host memory using vendor APIs like cudaHostRegister
 - Method 2. allocated pinned memory using vendor APIs like cudaMallocHost.
 - Method 3. Use OpenMP extension llvm/omp_target_alloc_host
- Avoid allocating/deallocating GPU memory on the fly
 - Allocating/deallocating operations are very slow
 - Serialization prevents concurrent execution.





ONE VS A FEW CROWDS


- 7 cores per GPU on OLCF Summit
- Fixed 7 crowds
- Small walker count, performance drops
- Large walker count, performance improves.





V100 VS A100

- GPU acceleration is significant
- The larger HBM helps throughput. Very similar to ML.
- A100 is almost 3X when running 256 atom problem.
- 16 GB is the bottleneck on V100







LESSONS LEARNED SO FAR

What is needed for a performance portable code

- Understand how to make CPU and GPU work efficiently
- Analyze the compute pattern and map the existing concurrency to proper parallelism given by the hardware
- OpenMP + vendor libraries strategy works
 - ~100 CUDA kernels down to ~10 CUDA kernels + ~10 offload regions
 - Very maintainable code with decent performance





MY OPINION ABOUT GPU AND OPENMP PORTING





MANAGE MORE LEVEL OF PARALLELISM

- Put effort in make the algorithm/design work better for GPUs.
 - Minimize data movement needs.
- At least two level of parallelism
 - CPU has core+SIMD
 - GPU has SM+SIMT lanes
 - In QMCPACK we have CPU threads + two level inside GPU kernel



DATA MOVEMENT IS THE KEY OF PORTING

- Data locality is the top priority
 - Interconnect is slower than memory. We write performant MPI code
 - Memory is slower than cache. We implement cache friendly algorithms.
 - CPU-GPU bus is slower than GPU memory. We need to first worry about data transfer.
- Avoid any programming model which
 - Ignores the performance difference from host and GPU memory spaces.
 - Doesn't provide explicit data movement control
- GPU 101 teaches kernel programming. It is not the key.
- Managing data movement requires understanding the whole algorithm and implementation. This needs domain expert knowledge.



PRE-ARRANGE MEMORY ALLOCATION

Move beyond textbook example

- Accelerator memory resource allocation/deallocation is orders of magnitude slower than that on the host.
- These operations may also block asynchronous execution.

```
// simple case
#pragma omp target map(array[:100])
for(int i ...) { // operations on array }
// optimized case
// pre-arrange allocation
#pragma omp target enter data \
 map(alloc: array[:100])
// use always to enforce transfer
#pragma omp target map(always, array[:100])
for(int i ...) { // operations on array }
```



CUDA LANGUAGE IS NOT THE BEST CHOICE

For scientists

- Must be protected under macro. Macro means more test variants needed.
- Doesn't run on hosts without GPUs.
 - Running and debugging on host are lot smoother and should catch most user errors
 - Host tooling are richer. Address and thread sanitizers, code coverage.
- No reduction operation support by the language. SYCL does better.
- Restrict it to only serving library calls.
- Scientist needs to spend time on methods, algorithms. Leave the engineers to worry absolute performance.
- VASP, Quantum ESPRESSO, QMCPACK all reduced exposure to CUDA.



DO NOT USE OPENMP LIKE CUDA

Directives instead of kernels

Do this





PORTABILITY AT THE SOURCE CODE

Choosing OpenMP programing style carefully

OPENMP DIRECTIVE

#pragma omp target enter data map(alloc: a[:100])

- Prons:
 - No side effect when turned off
 - Fall back to host for debuggingOMP_TARGET_OFFLOAD=disabled
- Cons:
 - Less verbose

OPENMP API

int * a_dev =
omp_target_alloc(omp_get_default_d
evice(), 100);

- Prons:
 - Explicit device control
- Cons:
 - Need #ifdef _OPENMP
 - Complicated fallback logic










AMD?

Summit vs Spock

- Runs reasonably well on MI100
- Not fully bug free but improves month by month
- Performance is decent.
 - HIP is close to legacy
 CUDA
 - OpenMP prevails in certain cases
- Expecting further software improvements.

	V100 SXM2	MI100
Bandwidth	900 GB/s	1.23 TB/s
FP64 FLOPS	7.8 TFLOPS	11.5 TFLOPS
FP32 FLOPS	15.7 TFLOPS	23.1 TFLOPS







Aurora

Computing Quantum Mechanical Properties faster.

QMCPACK performance

- Intel Data Center GPU Max Series
- Nvidia H100

1.21

lative DMC samples/sec/c

16 threads per card





CONCLUSION

- The new design of hierarchical parallelism maximized performance on hardware. doi: 10.1109/HiPar56574.2022.00008.
- My OpenMP GPU porting tips.
 https://www.youtube.com/watch?v=iPGMYVViQzM OpenMP offload optimization guide
- AMD and INTEL GPU performance







